

40V N-Channel MOSFET

General Features

- Proprietary New Trench Technology
- $R_{DS(ON),typ.}$ =1.6 m $\Omega@V_{GS}$ =10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

Applications


- High efficiency DC/DC Converters
- Synchronous Rectification
- **UPS** Inverter

Ordering Information

Part Number	Package	Brand
PTP02N04N	TO-220	7

Lead Free Package and Finish

BV _{DSS}	R _{DS(ON),typ.}	I _D ^[2]
40V	$1.6 m\Omega$	280A



 T_C =25°C unless otherwise specified

Absolute Maximum Ratings

Symbol	Parameter	PTP02N04N	Unit
V _{DSS}	Drain-to-Source Voltage ^[1]	40	V
V _{GSS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current ^[2]	280	
I _D	Continuous Drain Current ^[3]	80	Α
	Continuous Drain Current @ Tc=100℃ ^[2]	210	A
I _{DM}	Pulsed Drain Current at V _{GS} =10V ^[2,4]	1080	
E _{AS}	Single Pulse Avalanche Energy	722	mJ
dv/dt	Peak Diode Recovery dv/dt[3]	5.0	V/ns
В	Power Dissipation	300	W
P _D	Derating Factor above 25℃	2.0	W/℃
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	°C
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 175	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	PTP02N04N	Unit
R _{eJC}	Thermal Resistance, Junction-to-Case	0.5	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62	CIVV



Electrical Characteristics

OFF Characteristics T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	40		-1	>	V _{GS} =0V, I _D =250uA
I _{DSS}	Drain-to-Source Leakage Current			5	uA	V _{DS} =40V, V _{GS} =0V
				100		V_{DS} =32V, V_{GS} =0V, T_J =125°C
I _{GSS}	Gate-to-Source Leakage Current			+100	nA	V _{GS} =+20V, V _{DS} =0V
				-100	IIA	V _{GS} =-20V, V _{DS} =0V

ON Characteristics

T_J =25°C unless otherwise specified

7					,	and de daile, thice opening
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance		1.6	2.0	mΩ	V _{GS} =10V, I _D =80A ^[5]
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}$, $I_{D}=250uA$

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		12.8	I		V _{GS} =0V,
C _{rss}	Reverse Transfer Capacitance		0.37		nF	V _{DS} =25V,
C _{oss}	Output Capacitance		1.1			f=1.0MH _Z
Rg	Gate Series Resistance		3.6		Ω	f=1.0MH _Z
Qg	Total Gate Charge	-	129			
Q_{gs}	Gate-to-Source Charge		33		nC	V_{DD} =20V, I_{D} =100A, V_{GS} =0 to 10V
Q_{gd}	Gate-to-Drain (Miller) Charge		24			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		27			
trise	Rise Time	0	85	<u>.</u>	nS	V _{DD} =20V, I _D =50A, V _{GS} = 10V
td(OFF)	Turn-Off Delay Time		203	A	113	V_{GS} = 10V RG=10 Ω
tfall	Fall Time		96			



Source-Drain Body Diode Characteristics

T_J=25℃ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[2]	-		280	^	Integral PN-diode in
I _{SM}	Pulsed Source Current ^[2]			1080	Α	MOSFET
V_{SD}	Diode Forward Voltage		0.90	1.2	V	I_S =80A, V_{GS} =0V
trr	Reverse recovery time		55		ns	V _{GS} =0V ,I _F =100A,
Qrr	Reverse recovery charge		43		nC	diғ/dt=100A/µs




Note:


- [1] T_J=+25°C to +175°C .
 [2] Silicon limited current only.
 [3] Package limited current.
 [4] Repetitive rating; pulse width limited by maximum junction temperature.
 [5] Pulse width≤380µs; duty cycle≤2%.





Typical Characteristics


Figure 1. Maximum Effective Thermal Impedance, Junction-to-Case
















2.5

Typical Characteristics(Cont.)





3.5



4.5



Typical Characteristics(Cont.)





Figure 13. Maximum Forward Safe Operation Area






Figure 12. Typical Threshold Voltage vs. Junction Temperature






Figure 14. Typical Capacitance vs. Drain-to-Source Voltage







Test Circuits and Waveforms




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit

Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.